Power and Cost Issues Necessitate Rethinking Digital Design. to Reduce Design Costs, We Need to Stop Building Chip Instances, and Start Making Chip Generators Instead. Domain-specific Chip Generators Are Templates That Codify Designer Knowledge and Design
نویسندگان
چکیده
......Over the past two decades, chip designers have leveraged technology scaling and rising power budgets to rapidly scale performance, but we can no longer follow this path. Today, most chips are power limited, and changes to technology scaling beyond 90 nm have severely compromised our ability to keep power in check. Consequently, almost all systems designed today, from high-performance servers to wireless sensors, are becoming energy constrained. Years of research have taught us that the best—and perhaps only—way to save energy is to cut waste. Thus, clock and power gating have become common techniques to reduce direct energy waste in unused circuits. But power is also wasted indirectly when we waste performance. Higher performance requirements necessitate higher-energy operations, so removing performance waste reduces energy per operation. Using multiple simpler units rather than a single aggressive one, therefore, saves energy when processing parallel tasks. At the system level, this observation is driving the recent push for parallel computing. Looking forward, the best tool in our power-saving arsenal is customization, because the most effective way to reduce waste is to find a solution that accomplishes the same task with less work. By tailoring hardware to a specific application, customization not only results in energy savings by requiring less work but also improves performance, allowing an even greater reduction of the required energy. As a result, applicationspecific integrated circuits (ASICs) are often orders of magnitude more energy efficient than CPUs for a given application. However, despite the clear energyefficiency advantage of ASICs, the number of new ASICs built today is not skyrocketing, but decreasing. The reason is simple: nonrecurring engineering (NRE) costs for ASIC design have become extremely expensive, and very few applications have markets big enough to justify such costs. This uneasy [3B2-14] mmi2010060009.3d 10/12/010 12:22 Page 9
منابع مشابه
Cost-aware Topology Customization of Mesh-based Networks-on-Chip
Nowadays, the growing demand for supporting multiple applications causes to use multiple IPs onto the chip. In fact, finding truly scalable communication architecture will be a critical concern. To this end, the Networks-on-Chip (NoC) paradigm has emerged as a promising solution to on-chip communication challenges within the silicon-based electronics. Many of today’s NoC architectures are based...
متن کاملDesign of a Fuzzy Controller Chip with New Structure, Supporting Rational-Powered Membership Functions
In this paper, a new structure possessing the advantages of low-power consumption, less hardware and high-speed is proposed for fuzzy controller. The maximum output delay for general fuzzy logic controllers (FLC) is about 86 ns corresponding to 11.63 MFLIPS (fuzzy logic inference per second) while this amount of the delay in the designed fuzzy controller becomes 52ns that corresponds to 19.23 M...
متن کاملCAFT: Cost-aware and Fault-tolerant routing algorithm in 2D mesh Network-on-Chip
By increasing, the complexity of chips and the need to integrating more components into a chip has made network –on- chip known as an important infrastructure for network communications on the system, and is a good alternative to traditional ways and using the bus. By increasing the density of chips, the possibility of failure in the chip network increases and providing correction and fault tol...
متن کاملDrug Discovery Acceleration Using Digital Microfluidic Biochip Architecture and Computer-aided-design Flow
A Digital Microfluidic Biochip (DMFB) offers a promising platform for medical diagnostics, DNA sequencing, Polymerase Chain Reaction (PCR), and drug discovery and development. Conventional Drug discovery procedures require timely and costly manned experiments with a high degree of human errors with no guarantee of success. On the other hand, DMFB can be a great solution for miniaturization, int...
متن کاملNon-Blocking Routers Design Based on West First Routing Algorithm & MZI Switches for Photonic NoC
For the first time, the 4- and 5-port optical routers are designed by using the West First routing algorithm for use in optical network on chip. The use of the WF algorithm has made the designed routers to provide non-blocking routing in photonic network on chip. These routers not only are based on high speed Mach-Zehnder switches(Which have a higher bandwidth and more thermal tolerance than mi...
متن کامل